Introduction
============

Nanocrystal (NC) memory has been widely studied as a possible solution to the scaling-down problem that traditional floating gate (FG) nonvolatile memories (NVMs) have faced. It is believed that NC memory is superior to FG memories because of either the lower leakage current from the NCs to the Si substrate or the lower lateral electron migration between NCs \[[@B1]-[@B3]\]. In this regard, the tunneling oxide thickness can be reduced due to the enhancement of immunity against local oxide defects, thereby allowing higher charge injection efficiency through the tunneling oxide to the charge trapping layer. The performance of NC memory depends on the densities, sizes, and shapes of the NCs. Several NC materials such as silicon (Si), germanium (Ge), gold (Au), and platinum (Pt) have been used in memory devices \[[@B4]-[@B7]\]. Several approaches have been investigated in order to fabricate NCs. Among these, a common method is the use of a thermal annealing process to induce crystalline phase separation (such as in HfO~2~-NC) or condensation effects (Au-NC formation) \[[@B8]-[@B12]\]. However, the method of HfO~2~-NC formation requires a dual sputtering process, i.e., the Si and Hf targets are loaded simultaneously in an ambient argon and oxygen mixture to form a HfSiO layer; this is followed by rapid thermal annealing (RTA) treatment \[[@B8],[@B9]\]. The Au-NC embedded in a SiO~2~matrix is formed by annealing a Au thin film whose thickness is controlled to within 3 nm. The size and density of Au-NC are sensitive to the thickness of the Au thin film and the annealing temperature. This will lead to variations in the process control of Au-NC formation \[[@B10],[@B11]\]. In recent years, the use of gadolinium oxide (Gd~2~O~3~) has attracted considerable attention for application as high-*k*gate dielectrics in complementary metal-oxide-semiconductor (CMOS) technologies \[[@B13]\]. Furthermore, the Gd~2~O~3~was also demonstrated to be the potential candidate of III-V CMOS application because the trivalent oxide can be allowed to have a charge matching with the GaAs interface \[[@B14]\]. In addition, a few studies have demonstrated a method of synthesizing Gd~2~O~3~-NC via a few chemical reaction steps \[[@B15]\]. The simplest way to form Gd~2~O~3~-NC is the use of RTA treatment on an amorphous Gd~2~O~3~(a-Gd~2~O~3~) thin film prepared by sputtering \[[@B16],[@B17]\]. This method has been applied in memory fabrication; large memory windows and good data retention can be achieved by using optimized RTA temperatures \[[@B16]\]. Some parts of a-Gd~2~O~3~will transform into a nanostructure crystalline phase after RTA treatment, while other parts remain in the amorphous phase. This procedure can natively form Gd~2~O~3~-NC embedded in an a-Gd~2~O~3~thin film. Here, the smaller bandgap of Gd~2~O~3~-NC, which is surrounded by the larger bandgap of a-Gd~2~O~3~, could be responsible for the charge storage mechanism due to the bandgap offset \[[@B16],[@B18]\].

Another solution to the scaling-down problem of NVMs is to substitute band-engineering silicon-oxide-nitride-oxide-silicon (BE-SONOS) for FG memories \[[@B19]-[@B21]\]. A Si~3~N~4~film is treated as the charge-trapping layer in the BE-SONOS structure due to the presence of a large amount of discrete trap distributions, while the SiO~2~/SiN~x~/SiO~2~layer is treated as the tunneling layer by exploiting the unique band structure and the increased physical thickness \[[@B19]\]. It has been demonstrated that BE-SONOS memories exhibit a good performance in terms of programming and erasing (P/E) speed and data retention. Further, high-*k*materials such as HfO~2~have been applied to the tunneling oxide layer of NC memory because of their lower capacitance-equivalent thickness and lower band offset with Si substrates \[[@B22]\]. In this study, a nanostructure using a-Gd~2~O~3~/HfO~2~/Al~2~O~3~as the tunneling layer is applied to Gd~2~O~3~-NC memories, in which a-Gd~2~O~3~is a part of the Gd~2~O~3~thin film. The HfO~2~and Al~2~O~3~layers were prepared by atomic layer deposition and radio frequency (RF) sputtering system, respectively. Data retention can be improved due to the increased physical thickness of the tunneling layer, and the P/E speed can be improved due to band alignment in the programming and erasing states.

Experimental process
====================

Figure [1](#F1){ref-type="fig"} shows the schematic of Gd~2~O~3~-NC memories and the process flow involved in the fabrication. These devices were fabricated on 4-in., n-type (100) silicon wafers. After performing a wafer cleaning process, an Al~2~O~3~/HfO~2~nanostructure tunneling layer was deposited. The Al~2~O~3~layer was deposited via RF sputtering in an atmosphere consisting of an argon and oxygen mixture using a pure Al target (99.999% pure, ADMAT Inc., Norristown, PA, USA) as a source, while the HfO~2~layer was deposited via an atomic layer deposition technique by using the tetrakis(ethylmethylamido)hafnium (Nammat Technology Co. Ltd., Kaohsiung, Taiwan, Republic of China) as a precursor. Two thicknesses of the HfO~2~layer, 2 and 5 nm, are deposited for comparison and denoted as samples DL_1 (2 nm) and DL_2 (5 nm), respectively. Some of the samples used a grown SiO~2~film or a deposited Al~2~O~3~film as the single tunneling oxide layer. The splits of samples of different tunneling layer structures for comparative study are labeled in Table [1](#T1){ref-type="table"}. Subsequently, a 10-nm-thick Gd~2~O~3~layer was deposited on all samples by RF sputtering using a pure Gd target (99.9% pure, ADMAT Inc., Norristown, PA, USA) in an ambient argon and oxygen mixture in which the pressure of the gases was 20 mTorr. The flow ratio of argon to oxygen was 7:1. After forming the Gd~2~O~3~layer, all of the samples underwent RTA at 900°C for 30 s in ambient nitrogen to form the Gd~2~O~3~-NC \[[@B16]\]. Some portions of the Gd~2~O~3~were crystallized to form nanocrystals, while other portions formed a surrounding layer of a-Gd~2~O~3~. Subsequently, an 8-nm-thick SiO~2~layer (as the blocking oxide) was deposited in an ambient SiH~4~and N~2~O mixture at 300°C by a plasma-enhanced chemical vapor deposition technique. A 300-nm-thick Al film was deposited using a thermal coater with a pure Al ingot (99.9999% pure, ADMAT Inc., Norristown, PA, USA), and a gate was defined lithographically and etched to be the circle gate pattern with a diameter of 180 μm. In addition, an Al/HfO~2~/Al~2~O~3~/SiO~2~/Si capacitor was fabricated to monitor the characteristics of the device. For electrical analysis, the capacitance-voltage (C-V) hysteresis profile and the P/E characteristics were measured using Agilent 4284A precision LCR meter and 8110A pulse generator, respectively (Agilent Technologies, Inc., Santa Clara, CA, USA).

![**The schematic structure of Gd~2~O~3~-NC memories with nanostructure tunneling layer**. There are four samples in this experiment. Two samples for the nanostructure HfO~2~/Al~2~O~3~layer with 2 and 5 nm HfO~2~, respectively. Two samples for the SiO~2~and Al~2~O~3~single tunneling layers, respectively.](1556-276X-7-177-1){#F1}

###### 

Splits of samples of different tunneling layer structures for comparative study

  Sample names                DL_1 (2 nm)   DL_2 (5 nm)   SiO~2~   Al~2~O~3~
  --------------------------- ------------- ------------- -------- -----------
  Tunneling layer structure                                        

Results and discussion
======================

Figure [2a](#F2){ref-type="fig"} shows the high-resolution transmission electron microscopy (HRTEM) image of the Gd~2~O~3~-NC memory structure in which the HfO~2~layer is 2-nm thick (DL_1 (2 nm) sample). The crystallized Gd~2~O~3~-NC embedded in a-Gd~2~O~3~that is observed is identical with that obtained in our previous study \[[@B16]\]. However, an interfacial layer of SiO~2~, with a thickness of about 2 nm, is also observed between the Al~2~O~3~layer and the Si substrate. Figure [2b](#F2){ref-type="fig"} shows the energy-dispersive X-ray (EDX) analysis of the HfO~2~and Al~2~O~3~layers for which the spot locations of X-ray are pointed out in Figure [2a](#F2){ref-type="fig"} as \'No. 1\' and \'No. 2\', respectively. The Hf/Al ratio can be estimated using the highest counts of Hf and Al; this is shown in the inset of Figure [2b](#F2){ref-type="fig"}. A higher ratio is observed at location No. 1; this indicates that the HfO~2~layer was formed on the Al~2~O~3~layer. Figure [3](#F3){ref-type="fig"} shows the C-V hysteresis of the capacitor nanostructure comprising Al/HfO~2~/Al~2~O~3~/SiO~2~/Si. Negligible hysteresis is obtained for both 2-nm HfO~2~and 5-nm HfO~2~, thereby indicating that it is almost trap-free in the nanostructure tunneling layer. The inset in Figure [3](#F3){ref-type="fig"} shows the gate current density versus gate voltage of this structure. It is observed that the gate current density of the structure with 2-nm HfO~2~is higher than that of the structure with the thicker HfO~2~layer. The application of the former nanostructure can improve the P/E efficiency of the Gd~2~O~3~-NC memory. The C-V curves of the fresh, programming, and erasing states of the Gd~2~O~3~-NC memories are shown in Figure [4](#F4){ref-type="fig"}. All the gate voltages were normalized with the flat-band voltage of the forward (negative to positive gate voltage) C-V curves (*V*~FBf~), and the capacitance values were normalized with oxide capacitance (*C*~ox~). The *V*~FB~shift in the P/E operations can be extracted from this figure. The P/E speeds are shown in Figure [5a, b](#F5){ref-type="fig"}, respectively. The gate voltage (*V*~G~) was set to (10 + *V*~FB~) V for the programming state and (-11 + *V*~FB~) V for the erasing state. The insets in Figure [5a, b](#F5){ref-type="fig"} show the extracted *V*~FB~shift for various programming and erasing gate voltages, respectively. The higher *V*~FB~shift for the DL_1 (2 nm) sample when compared with that for a single tunneling layer (SiO~2~or Al~2~O~3~) can be observed. This could be due to the band alignment of the nanostructure tunneling layer when the gate voltage is being applied. This will be discussed later in the following text. On the other hand, the small *V*~FB~shift for the DL_2 (5 nm) sample could be due to the thicker HfO~2~layer in the nanostructure tunneling layer. Detailed discussions regarding this *V*~FB~shift are to be described later in this paper.

![**HRTEM image and EDX analysis**. (**a**) HRTEM image of Gd~2~O~3~-NC memories with nanostructure tunneling layer. The marks No. 1 and No. 2 indicate the X-ray spot locations of the EDX analysis. (**b**) EDX analysis of locations No. 1 and No. 2 in the HRTEM image. Inset is the Hf/Al ratio of the two locations. The Gd~2~O~3~-NC embedded in a-Gd~2~O~3~is observed in the HRTEM. The interfacial layer SiO~2~is also observed between Al~2~O~3~and Si.](1556-276X-7-177-2){#F2}

![**The C-V hysteresis of capacitor structure Al/HfO~2~/Al~2~O~3~/SiO~2~/Si for two different HfO~2~thicknesses**. Inset shows the J-V characteristic of the same capacitor structure. The gate voltage of the C-V hysteresis was swept from -3 to +3 V and then swept back. All the gate voltages were normalized with the *V*~FB~of the forward (-3 to +3V) C-V curve (*V*~FBf~).](1556-276X-7-177-3){#F3}

![**The C-V curves**. The C-V curves of the fresh, programming (at 10 V, 1 ms) and erasing (at 11 V, 1 s) states for all samples. All the gate voltages were normalized with the *V*~FB~of the fresh-state C-V curve (*V*~FBf~).](1556-276X-7-177-4){#F4}

![**Programming (a) and erasing (b) characteristic of Gd~2~O~3~-NC memories with nanostructure tunneling layer**. Insets show the extracted *V*~FB~shift of various P/E voltages at 1 ms/1 s.](1556-276X-7-177-5){#F5}

The retention characteristics are shown in Figure [6a](#F6){ref-type="fig"}. The charge loss can be calculated by

![**Retention characteristic and extracted activation energy**. (**a**) The retention characteristic at 25°C of Gd~2~O~3~-NC memories with nanostructure tunneling layer. (**b**) The extracted activation energy of two charge loss mechanisms. The retention characteristic can be divided into two parts which have different charge loss rates.](1556-276X-7-177-6){#F6}

$$Q_{\textsf{loss}}\left( \% \right)\textsf{~} = \textsf{~}\frac{\left( {V_{\textsf{FBp}} - V_{\textsf{FBt}}} \right)}{\left( {V_{\textsf{FBp}} - V_{\textsf{FBi}}} \right)} \times \textsf{1}00\%,$$

where *V*~FBi~is the *V*~FB~of the initial memory status, *V*~FBp~is the *V*~FB~after programming, and *V*~FBt~is the flat-band voltage after the retention time. Thus, the charge loss rate can be given as $\frac{Q_{\textsf{loss}}}{\text{Δ}t}$, i.e., the tangent slope of charge loss versus retention time. In general, this retention curve can be approximately divided into two sections that have different charge loss rates. A higher initial charge loss rate is observed between 0 and 2,000 s, while a lower charge loss rate is observed between 2,000 and 10,000 s. In a previous study, it was reported that the higher charge loss rate in the initial stage is associated with the higher activation energy (*E*~a~) due to the charge loss from the shallow traps via the thermionic emission mechanism, while the charge loss rate in the later stage is associated with the lower activation energy due to the charge loss from the deep traps via the direct tunneling mechanism \[[@B23]\]. The lowest initial charge loss rate for DL_2 (5 nm) samples can be obtained since the physical thickness of the nanostructure tunneling layer is greater than that of the other samples. On the other hand, the initial charge loss rate of the sample with the Al~2~O~3~tunneling layer is higher not only due to the reduced physical thickness, but also due to the lower conduction band offset between Al~2~O~3~and Si \[[@B24]\]. In addition, the activation energy was extracted in order to understand the temperature dependence of the charge loss mechanism; this is shown in Figure [6b](#F6){ref-type="fig"}. The activation energy is determined using the relationship between charge loss and temperature, which is given as follows:

$$Q_{\textsf{loss}} \propto \textsf{exp}\left( \frac{- E_{\textsf{a}}}{k_{\textsf{B}}T} \right).$$

Here, *Q*~loss~denotes the charge loss from the shallow-trap and deep-trap electron loss for the Gd~2~O~3~-NC memories, *E*~a~represents the activation energy for charge loss, *k*~B~denotes the Boltzmann constant, and *T*denotes the absolute temperature. The *E*~a~of the shallow-trap charge loss (0.13 to 0.17 eV) is higher than that of the deep-trap charge loss (0.07 to 0.08 eV). This indicates that the charge loss mechanism in the shallow trap is thermionic emission (which has higher dependence on temperature) while the charge loss mechanism in the deep trap is direct tunneling (lower temperature dependence). The charge loss mechanism in this case is identical with that reported before \[[@B23],[@B25]\].

Based on the retention characteristics, the band diagram at the retention state of the DL_1 (2 nm) sample can be extrapolated as shown in Figure [7a](#F7){ref-type="fig"}. The lower bandgap of Gd~2~O~3~-NC is surrounded by the higher bandgap of a-Gd~2~O~3~, as mentioned in a previous section. The bandgaps for Al~2~O~3~and HfO~2~are 8.7 and 6.1 eV, respectively. Besides, the conduction band offset between Al~2~O~3~and SiO~2~is 0.7 eV, while that between Al~2~O~3~and HfO~2~is 1.3 eV \[[@B24],[@B26]\]. The band structure of Gd~2~O~3~-NC was proposed using an UV-visible spectrophotometer and by X-ray diffraction spectroscopy \[[@B25]\]. The increased physical thickness of the nanostructure tunneling layer can prevent electron loss from the shallow and deep traps in the Gd~2~O~3~-NC. The higher activation energy of the shallow-trap charge loss is due to thermionic emission of the electrons from the Gd~2~O~3~-NC to the conduction and tunneling back to the Si or Al gate electrode. The lower activation energy of the deep-trap charge loss is due to direct tunneling of electrons from the Gd~2~O~3~-NC to the SiO~2~/Si interface state. In general, the direct tunneling mechanism largely depends on thickness rather than temperature; this is why a lower charge loss rate is observed at a later stage, i.e., the large physical thickness of the nanostructure tunneling layer, as shown in Figure [6a](#F6){ref-type="fig"}. On the other hand, based on the programming characteristics, the band diagram at the programming state of the DL_1 (2 nm) sample can be extrapolated as shown in Figure [7b](#F7){ref-type="fig"}. The band bending of the nanostructure tunneling layer when applying the gate voltage could result in electrons tunneling from Si to Gd~2~O~3~-NC. For the DL_1 (2 nm) sample, due to the existence of the low *k*value and the thin SiO~2~layer, we can estimate that the electric field in the SiO~2~layer is high. Thus, the electrons will tunnel through the thin SiO~2~layer via direct tunneling mechanism, and the HfO~2~layer is no longer a barrier for electrons. Based on this model, the higher P/E speed of the DL_1 (2 nm) sample as shown in Figure [5](#F5){ref-type="fig"} can be obtained, especially for the high gate voltage. However, for the thicker HfO~2~layer (DL_2 (5 nm)), the HfO~2~layer could be a barrier for electrons when applying the same gate voltage because the electric fields across the tunneling layers become smaller, leading to a low electron tunneling probability. On the other hand, compared with the SiO~2~tunneling layer, the sample with only the Al~2~O~3~tunneling layer has lower P/E speed owing to the higher permittivity and thickness of the Al~2~O~3~layer. Figure [8](#F8){ref-type="fig"} shows the endurance characteristics of the Gd~2~O~3~-NC memories. The P/E states exhibit a negligible change after 10^4^P/E cycles. This result indicates that the reliability of the Gd~2~O~3~-NC memories is not affected by the nanostructure tunneling layer, and the device could potentially be used in advanced NVMs.

![**The band diagrams of Gd~2~O~3~-NC memories with nanostructure at (a) retention and (b) programming states**. The bandgaps of HfO~2~and Al~2~O~3~are assumed to be 6.1 and 8.7 eV, respectively \[[@B22],[@B23]\]. The charge loss paths of shallow traps and deep traps are pointed out by arrow signs in (a); the charge injection paths when applying gate voltage is drawn by arrow signs in (b).](1556-276X-7-177-7){#F7}

![**Endurance characteristics**. The endurance characteristic to 10^4^cycles operation for Gd~2~O~3~-NC memories with nanostructure (DL_1 (2 nm)) and single (SiO~2~) tunneling layer. The P/E conditions are 8 V, 1 ms and -9 V, 1 s, respectively.](1556-276X-7-177-8){#F8}

Conclusions
===========

In this study, we examined the Gd~2~O~3~-NC memories with a nanostructure tunneling layer comprising HfO~2~/Al~2~O~3~/SiO~2~. When compared with devices comprising a single tunneling layer, these NC memories with a nanostructure tunneling layer exhibit a larger *V*~FB~shift and greater data retention because of the band alignment and the increased physical thickness of the tunneling layer. From the retention characteristics, it is observed that the activation energy is 0.13 to 0.17 eV for shallow-trap charge loss and 0.07 to 0.08 eV for deep-trap charge loss. Because the charge loss mechanism for the shallow trap is dominated by thermionic emission, the activation energy is higher than that for the charge loss mechanism of the deep trap, which is dominated by direct tunneling. A band diagram was proposed to completely explain the programming and retention characteristics. In contrast, the endurance characteristics are not influenced by the nanostructure tunneling layer. The Gd~2~O~3~-NC memories with nanostructure tunneling layers could potentially be used in future NVM applications.
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